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Abstract
We show an Ω̃(n2.5) lower bound for general depth four arithmetic circuits computing an explicit
n-variate degree-Θ(n) multilinear polynomial over any field of characteristic zero. To our knowledge,
and as stated in the survey [88], no super-quadratic lower bound was known for depth four circuits
over fields of characteristic 6= 2 before this work. The previous best lower bound is Ω̃(n1.5) [85],
which is a slight quantitative improvement over the roughly Ω(n1.33) bound obtained by invoking
the super-linear lower bound for constant depth circuits in [73,86].
Our lower bound proof follows the approach of the almost cubic lower bound for depth three
circuits in [53] by replacing the shifted partials measure with a suitable variant of the projected
shifted partials measure, but it differs from [53]’s proof at a crucial step – namely, the way “heavy”
product gates are handled. Loosely speaking, a heavy product gate has a relatively high fan-in.
Product gates of a depth three circuit compute products of affine forms, and so, it is easy to prune
Θ(n) many heavy product gates by projecting the circuit to a low-dimensional affine subspace [53,87].
However, in a depth four circuit, the second (from the top) layer of product gates compute products
of polynomials having arbitrary degree, and hence it was not clear how to prune such heavy product
gates from the circuit. We show that heavy product gates can also be eliminated from a depth
four circuit by projecting the circuit to a low-dimensional affine subspace, unless the heavy gates
together account for Ω̃(n2.5) size. This part of our argument is inspired by a well-known greedy
approximation algorithm for the weighted set-cover problem.
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1 Introduction
The arithmetic circuit model is naturally well-suited for the study of optimality of algorithms
for algebraic and linear algebraic problems. An arithmetic circuit consists of addition (+)
and multiplication (×) gates, it takes input {x1, x2, . . . , xn} and field scalars, and computes
a polynomial in {x1, x2, . . . , xn}. Size of a circuit is the number of wires in it, and depth
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is the longest path from an input to an output gate. The two complexity measures – size
and depth – of a circuit essentially capture the sequential and parallel complexity of the
computation happening inside the circuit.
Arithmetic circuits are weaker1 than Boolean circuits: An explicit lower bound on the
size of Boolean circuits implies an explicit lower bound on the size of arithmetic circuits
over finite fields2 and also over fields of characteristic zero3, but the converse is not true4.
Still, the best known lower bound for arithmetic circuits is Ω(n logn) [13,90], which is barely
super-linear. For arithmetic formulas, an Ω(n2) lower bound is known [44]. Several other
better lower bounds have been shown in the past few decades for various restricted models of
arithmetic circuits (see Section A for a brief history of known lower bounds). But, very few
lower bounds are known for circuit models that do not impose restrictions like homogeneity,
multilinearity, monotonicity, bounded coefficients, bounded reads etc. One such result is the
lower bound for constant depth circuits.
Shoup and Smolensky [86], and Raz [73], showed an Ω(∆n1+ 1∆ ) lower bound for depth-∆
circuits, where ∆ = O(logn). In the special case of depth three circuits, an Ω(n2) lower
bound was shown in [87], which was improved to an Ω̃(n3) lower bound in [53]. However, for
depth four circuits5, the best lower bound was Ω̃(n1.5) [85], which is a slight quantitative
improvement over the roughly Ω(n1.33) lower bound obtained by specializing the constant
depth lower bound in [73,86] to depth four circuits.
In this work, we show an Ω̃(n2.5) lower bound for depth four circuits. To the best of
our knowledge, and as stated in the survey [88] (Section 1.4.2, page-13), this is the first
super-quadratic lower bound for this model over fields of characteristic 6= 2.
1.1 Our Result
We state our result formally now. Without loss of generality, we will assume that a depth
four circuit is a ΣΠΣΠ circuit, i.e., the circuit has a +-gate on top followed by second layer
of ×-gates, then a third layer of +-gates and finally a bottom layer of ×-gates.
I Theorem 1 (Lower bound for depth four circuits). Over any field of characteristic zero6,
there exists a family of mulitilinear polynomials {fn}n≥1 in VNP, where fn is a polynomial












1 This is not to mean that arithmetic circuits cannot simulate Boolean circuits. It is easy to see that a
Boolean circuit can be efficiently simulated by an arithmetic circuit over any field that contains the
additive and the multiplicative identities 0 and 1 respectively.
2 This is because an arithmetic circuit over a finite field can be simulated by a Boolean circuit with only
a slight blow-up in size and depth (see [100]).
3 It was shown in [16] (Corollary 4.6 in Chapter 4) that NC3/poly 6= NP/poly implies VP 6= VNP over
fields of characteristic zero, assuming the Generalized Riemann Hypothesis. The circuit classes VP and
VNP are arithmetic analogues of non-uniform P and NP respectively [96].
4 as computing a Boolean function is a weaker requirement than computing a specific polynomial
representation of the function.
5 Depth four circuits form a natural circuit class as the “optimal” circuit for an arbitrary polynomial
turns out to be a depth four circuit: The multiplicative complexity of a polynomial f , denoted M(f),
is the minimum number of multiplication gates required to compute f . It is known that there exists





) [21,39]. On the other hand, every






many multiplication gates [61].
6 The lower bound holds even if the characteristic is sufficiently large (see Section 4).
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A word about the polynomial family. The polynomial family {fn}n≥1 is a variant of the
Nisan-Wigderson design polynomial family, which has been used in proving several other
previous lower bounds [49, 51–53, 57, 58, 73, 85]. The n-th member of the family, i.e., fn is




. The degree of the polynomial in y variables is degy(fn) = m, while its degree in x
variables is degx(fn) = dx = Θ(
√
m
lnm ). Informally, fn contains multiple ‘copies’ of the design
polynomial in different subsets of the x variables, while the y variables are used as ‘prefixes’
to uniquely identify each such copy. While the reason for having multiple copies is similar to
[53], as we shall see in the next section, handling them is a little trickier in our case. Note
that because of the way we have defined m and dx, proving that any depth four circuit










many gates would establish the
theorem.7 The exact description of fn is given in Section 4.
1.2 Proof Idea
Let C be a depth four circuit over a field F. Like many other works on arithmetic circuit
lower bounds, we use a rank based complexity measure to obtain our result. The measure
we apply is a variant of the projected shifted partials measure, which has been used before in
[49,51,58,85] and other works. Our proof can be divided into four steps; the first three show
a “small” upper bound on the measure of C while the last step shows a “large” lower bound
on the measure of the hard polynomial fn described above. We now briefly outline each of
these steps.
Step 1: Restricting the bottom support of C. We begin by removing all monomials
computed by the bottom layer of C that have a “large” support. Such restrictions have been
used in previous works [49,51,56,58,85] to control the degree of the (sparse) polynomials
computed at the third layer of a depth four circuit so that a “small” upper bound on the
measure of the circuit can be obtained. However, in our work, this step plays an even more
significant role by enabling us to remove “heavy” gates (see below). While previous works
use random restrictions, we use a deterministic procedure for restricting the bottom support
– we briefly explain our reasons for doing so towards the end of this section.
Heavy gates. We call a product gate in the second layer of C heavy if the number of distinct
third layer gates (computing sparse polynomials) feeding into it is Ω̃(n1.5). The presence of
heavy gates makes the task of obtaining a “small” upper bound on the measure of C difficult.
The problem of dealing with heavy gates was also faced by previous works on depth three
circuits [53, 87], and was dealt with by removing all heavy gates from the circuit before
applying the measure to it. We too remove all heavy gates from C, but our way of doing so
differs from [53,87]. Since a depth three circuit computes a sum of product of affine forms,
[53, 87] were able to remove all heavy gates by going modulo affine factors of these gates
thereby restricting the circuit to an affine subspace. While going modulo the sparse factors
of heavy gates is a natural generalization of this technique for depth four circuits, we do not
know how to adopt this method as the quotient ring so obtained might not be a polynomial
ring. In the next step, we outline a technique of removing heavy gates from C which, in
spirit, also restricts C to an affine subspace.
7 We use log base e in the proof rather than log base 2 as it simplifies the analysis.
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Step 2: Removing heavy gates from C. We remove heavy gates from C by sequentially
evaluating exactly one sparse factor of each heavy gate to zero. This can be done if F is
algebraically closed, which one can assume without loss of generality (as argued in Section
5). In particular, we use the following greedy procedure: While there exists a heavy gate in
C, pick a sparse polynomial for which the ratio of the number of heavy gates connected to
it to its fan-in is maximum, and evaluate it to zero. Intuitively, this allows us to remove a
large number of heavy gates at the cost of evaluating a few monomials (computed by the
bottom layer) to field constants. Then, as we have restricted the bottom support of C in
Step 1, we are able to show that we can remove Θ(n) many heavy gates at a cost of setting
only a few variables to constants (unless the already removed heavy gates account for Ω̃(n2.5)
size). Note that Θ(n) many heavy gates would immediately imply the desired lower bound.
This greedy procedure is inspired by an approximation algorithm for the weighted set cover
problem [99] (Section 2.1, page-16), however its analysis here is tailored to our needs. This
step, which is the main contribution of this work, plays a crucial role in enabling us to prove
a super-quadratic lower bound and we provide more details about it in Section 3.2.2.
Step 3: Analyzing the measure of C. After all the heavy gates have been removed, a “small”
upper bound on the measure of C is derived by closely following the “grouping” argument
made in [53]. However, we replace the shifted partials measure by the projected shifted
partials measure as the latter is suitable for controlling the degree of the sparse polynomials
computed at the third layer of C. In this step, we divide the factors of a polynomial T
computed by a ×-gate in the second layer of C into “groups” of suitable sizes, and multiply
out factors in the same group to reduce the effective number of factors of T . This then
helps obtain a “small” upper bound on the projected shifted partials measure of T which, by
sub-additivity, implies a “small” upper bound on the projected shifted partials measure of C.
Step 4: Lower bound on the measure of fn. The choice of the hard polynomial fn is
dictated by the above technique of removing heavy gates. As mentioned before, fn has
multiple copies of the Nisan-Wigderson design polynomial, denoted NW. The reason for
having multiple copies is that if we work with only one copy, we might end up irreparably
damaging it while removing heavy gates from C. On the other hand, starting with multiple
copies of NW, much like in [53], we are able to show that the procedure for removing heavy
gates leaves an intact copy along with some ‘damaged’ parts from the other copies. Our use
of a deterministic restriction in Step 1 makes it easier to show this. A “large” lower bound on
the measure of NW was obtained in [49,51,58]. However, it is not clear how to obtain such a
lower bound on NW in the presence of other “damaged” parts, and so we remove these parts.
Although in [53], such parts were removed by simply setting a subset of variables to 0 and 1,
here we need to augment the projected shifted measure appropriately to get rid of them.
2 Preliminaries
Notations. For r ∈ N, [r] := {1, . . . , r}. We use lowercase Greek alphabets like α, β for
field constants, bold-face lowercase letters like x and y to denote sets of variables, f, g for
polynomials in F[x,y], uppercase typewriter alphabets C, D for arithmetic circuits over F,
uppercase Roman alphabets T,Q for the polynomials computed by the gates of a depth
four circuit and M,M1,M2 for subsets of natural numbers. For M ⊆ [3m],xM := {xi : i ∈
M},yM := {yi : i ∈M}. For z ⊆ xM ∪ yM and r ∈ N, z≤∞ and z≤r denote the set of all
monomials in z variables and the set of all monomials in z variables with degree at most r
respectively. For S ⊆ F[x,y], dim〈S〉 denotes the dimension of the F-linear span of S.
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Support and degree of a monomial. The support of a monomial η, denoted Supp(η), is
the set of variables appearing in it. Also, for any z ⊆ x ∪ y we will use degz(η) to denote its
degree in z variables. We will say that η is z-multilinear if the degree of every z variable in η
is at most one.
2.1 The complexity measure
Throughout this section, we will assume that m ∈ N is as stated in the paragraph following
Theorem 1, M ⊆ [3m], |M | = m, f ∈ F[xM ,yM ] and S ⊆ F[xM ,yM ]. Note that the set M
is not fixed and will depend on the circuit under analysis. Before defining the measure, let
us define the operations that make up the measure.
1. Partial derivatives. Let η = x1 · · · xk be a monomial in x variables. Then, we define















If the degree of η is k, then ∂ f∂η is said to be a k-th order partial derivative of f . We
denote by ∂kxf the set of all k-th order partial derivatives of f taken with respect to
multilinear monomials in x variables.
2. The shift operation. Let η be a degree ` multilinear monomial in xM variables. We
say that the polynomial η · f is obtained by shifting f by η. We denote by x`Mf the set of
polynomials obtained by shifting f by all degree ` multilinear monomials in xM variables
and x`MS :=
{
x`Mf : f ∈ S
}
.
3. Multilinear projection. We define a map πx : F[xM ,yM ] → F[xM ,yM ] with πx(f)
being the polynomial made up of exactly the x-multilinear monomials of f . Formally, for
a monomial η, πx(η) = η if η is x-multilinear and 0 otherwise. The map is then linearly
extended for arbitrary polynomials and πx(S) := {πx(f) : f ∈ S} .
4. A degree based projection. For i ∈ N and f ∈ F[xM ,yM ], we define [f ]i to be the
polynomial made up of only those monomials of f whose y-degree is exactly i. Formally,
for a monomial η, [η]i = η if degy(η) = i and 0 otherwise. It is then linearly extended for
arbitrary polynomials and [S]m := {[f ]m : f ∈ S} .
5. An evaluation map. For α ∈ F and z ⊆ xM∪yM , we define a map σz=α : F[xM ,yM ]→
F[xM \ z, yM \ z] with σz=α(f) being obtained from f by setting every variable in z to
α and σz=α(S) := {σz=α(f) : f ∈ S} .
The operations given in 1, 2 and 3 constitute the projected shifted partials measure [49].
In this work, we define and use the measure PSPM,k,`, which is obtained by augmenting the
projected shifted partials measure with the operations in 4 and 5 as follows.












I Observation 3 (Sub-additivity of the measure). For any two polynomials f, g ∈ F[xM ,yM ],
PSPM,k,` (f + g) ≤ PSPM,k,` (f) + PSPM,k,` (g) .
The above observation is easy to prove and we omit its proof here.
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2.2 Some numerical estimates








I Proposition 5 ([33,49]). Let a(n), f(n), g(n) : Z>0 → Z be integer values functions such






3 Upper bounding the measure for a depth four circuit
Let C =
∑s










ij and Qij ’s are distinct sparse polynomials
computed by the +-gates in the third layer of C, and ej ≥ 1. We assume that F is algebraically
closed and argue in Section 5 why this holds without loss of generality. For brevity, we would
use the terminologies ‘product terms’, ‘sparse polynomials’ and ‘monomials’ for the ×-gates,
+-gates and ×-gates in the second, third and fourth layers of C respectively as shown in
Figure 1a. The proof of the upper bound is divided into three steps:






distinct monomials then we can remove all monomials with support more than
τ = b20 lnmc at a cost of setting m many x variables and m many y variables to zero.





many monomials then there is nothing to
prove.) This step is required not only to remove heavy gates in Step 2 but also in Step 3
where using the fact that all monomials have support at most τ and multilinear projection,
we will argue that the degree of all monomials is not too large. More details about this
restriction are given in Section 3.2.1.
Step 2: Removing heavy gates. The transformed circuit C1, obtained after Step 1, com-
putes a polynomial in the remaining 2mmany x variables and 2mmany y variables. Moreover,
the number of gates and the fan-in of all gates in C1 is upper bounded by the number of
gates and the fan-in of the corresponding gates in C. A product term in C1 is called a heavy





(λ0 is a large enough constant fixed in Appendix C) many
distinct sparse polynomials are connected to it. If there are more than m heavy gates, we
are done. Otherwise, we remove all heavy gates using the following greedy procedure: While
there is a heavy gate, evaluate a sparse polynomial that would kill the most number of heavy
gates at the cost of evaluating as few monomials as possible. As we have already restricted
the support of all monomials to τ , we are able to argue in Section 3.2.2 that this can be done
at a cost of setting m many x and m many y variables to field constants.
These steps transform C to a ‘pruned circuit’, defined as follows and depicted in Figure 1b.
I Definition 6. We say that a depth four circuit D is a pruned circuit if the support of
all monomials in D is at most τ = b20 lnmc, and it does not contain any heavy gate; i.e.
















Layer of product terms  
Top fan-in = 𝑠
Input variables and field constants





Input variables and field constants
Top fan-in = 𝑠
Number of distinct sparse 
factors  ≤ 𝑤
Support of each monomial ≤ 𝜏
(b) The pruned depth four circuit D.
Figure 1 A depth four circuit and its pruned version.
Step 3: Analysing the measure. In this step, we analyse the measure PSPM,k,` of the
pruned circuit D, obtained after Steps 1 and 2, computing a polynomial in the remaining m
many x and m many y variables. More details on this analysis are provided in the following
section.
3.1 Upper bound on the measure of a pruned depth four circuit
Recall the definition of the measure PSPM,k,` from Section 2. In Steps 1 and 2, we will ensure
that if a variable xi is set to a field constant then yi is also set to a field constant and vice
versa. The set M is then the set of indices of the remaining x (or y) variables and |M | = m.
I Lemma 7. Let D be a pruned depth four circuit with top fan-in s computing a polynomial
















. Then, for sufficiently large m,











We prove the lemma at the end of this section. As D = T1 + · · · + Ts, where Ti is a
product term and as PSPM,k,` is sub-additive, to prove the lemma it suffices to show that
















i , where Qi ∈ F[xM ,yM ], and since D is a
pruned depth four circuit, a ≤ w. Write Qi = Q′i +Q′′i , where Q′i is the sum of all monomials
of Qi wherein the individual degree of every x variable is at most two and Q′′i = Qi −Q′i.
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where Q′′ is a polynomial whose every monomial has a x variable with degree at least
three. Thus, PSPM,k,`(Q′′) = 0 and hence from the sub-additivity of PSPM,k,` we have that












ei . We will now upper bound PSPM,k,`(T ′). First, we assume without
loss of generality that a = w since if a < w then we can multiply with additional sparse
polynomials all of which are 1. Next we divide the sparse polynomials into disjoint sets such
that each set (except perhaps the last) has size exactly t. Then, we have that





B Claim 8. Let P = Q′1
e1 · · ·Q′t










The proof of the claim is straighforward and is given in Appendix B.1.
Proof of Lemma 7. Recall that it is enough to show the following










































1 · · ·P (kv)v : k1 + · · ·+ kv = k
}
,
where the second to last inclusion follows from Claim 8. Hence,






1 · · ·P (kv)v : k1 + · · ·+ kv = k
}
.
In other words, the space of shifted partials of T ′ is contained in the F-span of polynomials
of the form Y ·X ·P (k1)1 · · ·P
(kv)
v where Y is a monomial in yM variables and X is a monomial
in xM variables of degree at most `+ k(2tτ − 1). Let us analyse the effect of the operations
σyM=1, [·]m and πx on one such polynomial. We will assume that degy(Y ) ≤ m and X is


















































X is a multilinear monomial in xM variables,deg(X) is
at most `+ k(2tτ − 1), 0 ≤ i ≤ m and k1 + · · ·+ kv = k
}
.

































v + k − 1
k
)



















where the second last inequality follows from Claim 9 (proved in Appendix B.1). J
B Claim 9. Let `, k, t and τ be as defined earlier. Then, `+ 2ktτ < m2 .
3.2 Pruning a depth four circuit
As mentioned before, we will prune the circuit C computing fn in two steps - first we will
restrict the bottom support of C and then we will get rid of all heavy gates in it.
3.2.1 Step 1 - Restricting the bottom support of C





, there is nothing to prove. Otherwise,
we show that we can get rid of all monomials with support more than τ = b20 lnmc.





. Then, for sufficiently
large m, there exists M1 ⊆ [3m], |M1| = m such that all monomials in C1 obtained from C by
setting variables xM1 and yM1 to 0 have support at most τ .
Proof. We first present a greedy procedure to remove all monomials with support more
than τ and then argue that it sets m variables each from x and y to 0. In each iteration
the procedure picks a pair of variables that appears in a large number of monomials with
support more than τ and set them to 0.
Procedure 1 Restriction procedure.
1. M1 ← ∅, C1 ← C, H := set of all monomials of C1 with support more than τ .
2. For j ∈ [3m], e(j) := number of monomials in H containing xj or yj .
3. while H 6= ∅ do
4. Pick j′ ∈ [3m]\M1 such that e(j′) ≥ e(j) for all j ∈ [3m]. Set xj′ = 0 and yj′ = 0.
Update M1 ← M1 ∪ {j′}, C1 ← circuit obtained from C1 by setting xj′ and yj′ to 0,
H ← set of all monomials of C1 with support more than τ , and e(j) ← number of
monomials in H containing xj or yj .
5. end while
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It is clear that the bottom support of C1 obtained after the termination of the procedure
is at most τ . Also, since we are only setting variables to 0, it trivially follows that the
procedure does not increase the number of gates nor does it increase the fan-in of any gate
in the circuit. Claim 11 (proved in Appendix B.2) implies that the procedure terminates in
at most m iterations. If it terminates before m iterations, we arbitrarily add an appropriate
number of j ∈ [3m] to M1 so that |M1| = m and set xj and yj to 0 for all such j. J
B Claim 11. Procedure 1 terminates in at most m iterations.
I Remark. Procedure 1 looks similar to an approximation algorithm for the Set Cover
problem [102] (Section 1.2, page-6). This is because the problem of removing monomials
with support more than τ can be formulated as an instance of Set Cover with the universe
being all such monomials and with a set corresponding to each j ∈ [3m]. For a j ∈ [3m], the
corresponding set will contain all monomials with support more than τ in which at least one
of xj and yj appears.
3.2.2 Step 2 - Pruning the heavy gates from C1
A sparse polynomial Q in C1 is said to be light if its fan-in is at most m(lnm)2 , i.e., at most
m
(lnm)2 many non-zero monomials are present in Q. If the sum of fan-ins of all the light





then there is nothing to prove. So assume that the sum of





. Recall that a product term is called





many distinct sparse polynomials connected to it
(where λ0 is a large enough constant fixed in Appendix C). Observe that one of the following
cases is true:
1. There is a heavy gate in C1, that is connected to at most m·dx2·λ0·(lnm)3 light sparse polyno-
mials.
2. Every heavy gate is connected to at least m·dx2·λ0·(lnm)3 light sparse polynomials.





. Else, we prove the following lemma.
I Lemma 12. Let C1 be the circuit (obtained from Lemma 10) having at most m heavy gates
such that every heavy gate is connected to at least mdx2·λ0·(lnm)3 light sparse polynomials, and
the sum of fan-ins of all the light sparse polynomials is at most m
2·dx
160·λ0·(lnm)5 . Then, there
exist M2 ⊆ [3m] \M1, |M2| = m and αl, βl ∈ F for l ∈M2, such that setting xl = αl, yl = βl
for all l ∈M2 removes all heavy gates from C1.
Proof. We first present the pruning procedure and then argue its correctness. For any light
sparse polynomial Qj in C1, let bj and cj be equal to the fan-in of Qj and the number of
distinct heavy gates connected to Qj in C1 respectively. As Qj is a light sparse polynomial,
bj ≤ m(lnm)2 . In this procedure, while all the heavy gates do not disappear from C1, we pick
a sparse polynomial whose ratio of the number of distinct heavy gates connected to it and
fan-in is maximum and set that to zero by evaluating it to one of its roots in F. This can be
done as F is algebraically closed. The restricted support of the monomials in C1 ensure that
at the end of this procedure, only a small fraction of the variables are set.
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Procedure 2 Pruning heavy gates from C1.
1. Set i = 1 and M2 = ∅. Let s1 ≤ m be the number of heavy gates in C1. Choose a
non-constant light sparse polynomial Q1 from C1 such that the ratio c1b1 is maximum
and add the indices of the variables appearing in Q1 to M2. As b1 ≤ m(lnm)2 , we have
τ · b1 ≤ m.
2. Make Q1 equal to zero by setting at most τ · b1 many variables appearing in Q1 to field
constants. By doing so, at least c1 many heavy gates vanish from C1.
3. while (τ(b1 + · · ·+ bi) ≤ m) do
4. Increment i by 1.
5. Let si be the number of heavy gates in the current circuit C1 obtained after the
(i− 1)-th iteration. Clearly, si ≤ si−1 − ci−1. If si = 0 then exit the loop.
6. Otherwise, choose a non-constant light sparse polynomial Qi from C1 having the
maximum value of cibi in C1 and add the indices of the variables appearing in Qi to
M2.
7. Make Qi equal to zero by setting at most τ · bi many variables appearing in Qi to field
constants. By doing so, at least ci many heavy gates vanish from C1.
8. end while
B Claim 13. Let M1 = [3m]\M1. Procedure 2 sets at most m many variables in xM1 ∪ yM1
to field constants and removes all the heavy gates from C1.
The above claim is proved in Appendix B.3. The claim implies that |M2| ≤ m. If
|M2| < m, add appropriate number of elements from [3m] \M1 ∪M2 to M2 arbitrarily so
that |M2| = m. For every l ∈ M2, if xl or yl is not set to a field constant then set xl = 0
or yl = 0 respectively. Clearly, we end up setting exactly m variables each from xM1 and
yM1 . J
I Remark. Procedure 2 resembles an approximation algorithm for the Weighted Set Cover
problem [99] (Section 2.1, page-16). This is no coincidence as the problem of removing
heavy gates can be formulated as an instance of Weighted Set Cover with the universe
being all heavy gates and with a set corresponding to every sparse polynomial Q. The set
corresponding to Q contains all heavy gates connected to Q and has a cost equal to the
number of monomials feeding into Q.
4 An explicit polynomial family with high measure
We now describe the family {fn}n≥1, whose n-th member fn is a polynomial in variables














where NWr is a variant of the Nisan-Wigderson design polynomial (introduced in [52]), the
construction of which is described later and r is a parameter fixed in this construction. Note
that {fn}n≥1 is in VNP. Given a monomial, in order to find its coefficient in fn, we first
check if the monomial is multilinear and of degree m in y variables. If it is so and S is
the set of the indices of the m many y variables in the monomial then simply return the
coefficient of the part of the monomial in x variables in NWr(xS) – this can be done as the
Nisan-Wigderson polynomial family is in VNP.
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Let M1 and M2 be as in Section 3 and M = [3m] \ (M1 ∪M2). Let f1 be the polynomial
computed by the pruned circuit D, which is obtained from f = fn by setting the variables















Proof. The proof follows easily from the following two observations:
1. The two operations in y variables and the three operations in x variables (in the definition












2. f1 = (
∏
i∈M yi) · NWr(xM ) + f ′, where f ′ ∈ F[xM ,yM ] and degy(f ′) < m.


























































































as required in Section 3. Also notice that this means q = Θ(
√










u1,h(1) · · ·udx,h(dx).






was proved in [51, 85]. Since their analysis
continues to hold for our choice of parameters – which only slightly differ from the parameters
in [85] – we omit the proof of the following theorem. Moreover, while they prove this lower
bound over fields of characteristic zero, the same proof also works if the characteristic is
greater than q(r+1)·min{(
m
k )(m` ),( m`−dx−k)}.























`+ dx − k
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Hence, from Lemma 14 and Theorem 15 we get
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5 Proof of Theorem 1
As before, let C be a depth four circuit computing the polynomial fn. Before proving the
theorem, let us first justify the assumption that F is an algebraically closed field that we
made in Section 3. Suppose not. Then, let F be its algebraic closure. Since C is also a circuit
over F and fn a polynomial over F, we can make all arguments assuming the underlying field
to be F. Since the size of a circuit does not depend on the underlying field, the lower bound
so obtained will continue to hold when we treat C as a circuit over F.






then there is nothing to prove. Otherwise from Lemma 10, we can obtain
a circuit C1 such that the support of all the monomials of C1 is at most τ = b20 lnmc, the
number of gates in C1 is at most the number of gates in C and the fan-in of each gate in C1
is upper bounded by the fan-in of the corresponding gate in C. Then, if C1 does not satisfy






Otherwise, we can obtain a pruned circuit D such that the top fan-in and the bottom support
of D are upper bounded by the top fan-in and bottom support of C1 and so proving a lower
bound on the top fan-in of D would suffice.



























and the required lower bound follows from the next claim, which is proved in Appendix C.






Now let us prove the lower bound on the number of gates. Notice that if the circuit C
computing f has a heavy gate as defined in Section 3 then we are done. So assume that






there is nothing to prove. Otherwise from Lemma 10, we can obtain a circuit C1 such that
the support of all the monomials of C1 is at most τ = b20 lnmc, the number of gates in
C1 is at most the number of gates in C and the fan-in of each gate in C1 is upper bounded
by the fan-in of the corresponding gate in C. Obtain a circuit D from C1 by picking a set
M2 ⊆ [3m] \M1 (where M1 is as in Lemma 10), |M2| = m arbitrarily and setting variables
in xM2 and yM2 to 0 (notice that the top fan-in and bottom support of D are upper bounded
by the top fan-in and bottom support of C1 ). Now D computes f1 (where f1 is as defined in
Section 4) and just as it was done in the preceding paragraph, we can show that the top










lower bound on the number
of gates since the definition of a heavy gate is the bottleneck.
6 Conclusion
We conclude by stating a few questions/problems, some of which may not be very hard to
answer/solve.
1. Improving the depth four lower bound. An affirmative answer to any of the
following questions will strengthen or improve the lower bound shown in this work.
Can we prove an Ω̃(n2.5) lower bound on the number of gates of depth four circuits?
The almost cubic lower bound in [53] is on the number of gates of depth three circuits.
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Can we prove an Ω̃(n2.5) lower bound for depth four circuits computing IMM2,n8? The
same question may also be asked with regard to the Ω̃(n3) lower bound for depth three
circuits.
Can we prove an Ω̃(n3) lower bound for depth four circuits? The loss of a
√
n factor
(in Theorem 1) in comparison to the almost cubic lower bound for depth three circuits
[53] is due to the use of the projected shifted partials measure in place of the shifted
partials measure.
2. A lower bound for depth five circuits. As mentioned in Appendix A, an Ω(n1.8+ε)
lower bound on the number of gates of a depth five circuit computing IMM2,n implies a
super-cubic lower bound for depth three circuits. It is also interesting to note that the
hard polynomial used in [12, 103] to prove an Ω̃(n3) lower bound for depth three circuits
is computable by a poly(n)-size depth five circuit. As a natural next step, we pose the
following problem:
Prove a super-quadratic lower bound for depth five circuits.
3. Super-linear lower bound for constant depth circuits computing IMM2,n. Re-
call that lower bounds of Ω(∆n1+ 1∆ ) and roughly Ω(n1+ 1∆ ) are shown for depth-∆ circuits
in [86] and [73] respectively. We have argued in Appendix A that the same lower bound
for depth-∆ circuits computing IMM2,n would give a super-polynomial lower bound for
constant depth circuits. It is thus natural to ask:
Can we prove a super-linear lower bound for constant depth circuits computing IMM2,n?
4. Hardness magnification for commutative circuits. It was shown in [18] that
a sufficiently large super-linear lower bound for non-commutative circuits implies an
arbitrarily large polynomial lower bound for general non-commutative circuits. It would
be highly interesting to show a similar hardness magnification result for commutative
circuits.
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A Known lower bounds
We give a brief account of known lower bounds for some of the important classes of arithmetic
circuits by drawing parallels with similar results from the Boolean circuit literature. The
reader may refer to the surveys [21,88] or the book [17] for more details on arithmetic circuit
lower bounds. We also state a few hardness magnification9 or amplification results to show
that proving seemingly modest lower bounds can be quite interesting and challenging even
for constant depth circuits, provided the polynomials being computed have “low” complexity.
General circuits. The best known lower bound for general arithmetic circuits is Ω(n log d),
which was obtained nearly four decades ago for circuits computing the power symmetric
polynomial xd1 + xd2 + . . . + xdn [13, 90]10. Recently, [19] has shown an Ω(n2) lower bound
for “layered” algebraic branching programs (ABPs) computing the same polynomial. An




iyj was shown in [44].
The situation is similar for Boolean circuits. For circuits over the DeMorgan basis and over
the full binary basis, the lower bounds 5n − o(n) [42, 55, 60] and (3 + 186 )n − o(n) [14, 27]
respectively, are the best till date. For Boolean formulas, an Ω̃(n2) lower bound is known
over the full binary basis [64], and an Ω̃(n3) lower bound is known over the DeMorgan basis
[10,36].
Monotone circuits. These are arithmetic circuits over Q or R that disallow negation. A
lot more is known about this class of circuits. A near optimal 2Ω(n) lower bound on the
monotone circuit complexity of the n× n permanent was shown in [43]. In fact, [97] showed
an exponential separation between monotone and general circuits computing the perfect
matching polynomial of a certain planar graph. Optimal separations are also known between
monotone ABPs and monotone circuits [40] and between monotone formulas and monotone
ABPs [84]. Recently, [104] gave an exponential separation between monotone VP and
monotone VNP which was made stronger in [89]. One of the success stories on Boolean
9 Borrowing terminology from [67].
10The bound also holds for the d-th elementary symmetric polynomial in n variables.
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circuit complexity in the 80s is the exponential lower bound for monotone circuits computing
the clique function [7,81]. Building on these results, [92] showed an exponential separation
between monotone and general Boolean circuits11. An exponential separation between
monotone switching networks12 and monotone circuits was given in [83]13. A separation
between monotone formulas and monotone switching networks follows from the work of [30].
Yet another interesting result is the separation of monotone-NCi from monotone-NCi+1 for
every i ≤ 1 [46, 75].
Non-commutative and multilinear circuits. A non-commutative circuit computes a poly-
nomial in non-commuting variables. This model has more structure than circuits over
commuting variables and so one may hope that it is “easier” to prove lower bounds for non-
commutative circuits14. The seminal work of [65] showed an exponential separation between
non-commutative ABPs and non-commutative circuits. But, proving a super-polynomial
lower bound for general non-commutative circuits15 and showing a separation between
non-commutative formulas and non-commutative ABPs continue to remain two important
open problems. The techniques used to prove lower bounds for non-commutative circuits is
closely related to that used to prove lower bounds for multilinear circuits. In a (syntactically)
multilinear circuit, the sets of variables occurring in the subcircuits rooted at the children of a
product gate are pairwise disjoint. It is an interesting model of computation as most natural
families of polynomials, like the permanent, determinant, iterated matrix multiplication,
elementary symmetric polynomials, design polynomials etc., are multilinear. Building on [77],
an Ω( n
2
(logn)2 ) lower bound for multilinear circuits has been recently shown in [8]. Prior to
this, the breakthrough work of [72] culminated in an optimal separation between multilinear
formulas and multilinear ABPs [25,71,78]. We do not know of any super-polynomial lower
bound for multilinear ABPs.
Bounded coefficient circuits. In a bounded coefficient circuit over C, we forbid any mul-
tiplication by a field element having absolute value larger than 1. An Ω(n logn) lower
bound for bounded coefficient circuits computing the Discrete Fourier Transform of a vector
(x1, . . . , xn) was shown in [62]. Later, [70] gave an Ω(n logn) lower bound for the same class





Read-k circuits. A read-once oblivious algebraic branching program (ROABP) is a layered
ABP in which every layer is indexed by a variable, and every variable indexes exactly one
layer. The edges of a layer are labeled by univariate polynomials in the variable indexing
the layer. In a certain sense, the ROABP model generalizes quite a few other interesting
arithmetic circuit models, especially tensors. An exponential lower bound for ROABPs
follows from the technique introduced in the work of [65]. A read-k oblivious ABP is defined
similarly, with every variable indexing at most k layers. In [9], an exp( n
kO(k)
) lower bound
for read-k oblivious ABP was shown. Another related result is the exp( nk2 ) lower bound for
11Prior to this, [80] showed a quasi-polynomial lower bound for monotone circuits computing the perfect
matching function.
12We may think of monotone switching networks as the Boolean analogue of monotone ABPs.
13 In fact, [83] gave an exponential lower bound for the more powerful model of monotone span programs
that was introduced in [47].
14Besides, there is an interesting connection between the non-commutative determinant and the commut-
ative permanent [11].
15 In fact, nothing better than the Ω(n log d) lower bound (which also holds for commutative circuits) is
known. The hardness of proving a sufficiently strong super-linear lower bound for non-commutative
circuits is explained in a recent work [18] (see the discussion below on hardness magnification).
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depth four read-k formulas [2]. An exponential lower bound is also known for read-k Boolean
branching programs [15], which is a stronger model than read-k oblivious Boolean branching
programs.
Constant depth circuits
The best lower bound for constant depth circuits is a little better than that for general circuits.









nyj}. Using an argument similar to [86], Raz
[73] showed a roughly Ω(n1+ 1∆ ) lower bound for depth-∆ circuits computing polynomials of
degree Θ(∆), i.e., the polynomials have constant degree for constant depth circuits. These
bounds were essentially achieved by analyzing linear circuits16. Prior to these works, a
barely super-linear lower bound of n · λ∆(n) was known for depth-∆ linear circuits using
super-concentrators [24,68,76,94], where λ∆(n) is a very slowly growing function17. Recently,
[59] gave a n1+ 12∆ lower bound for depth-∆ linear circuits computing a linear transformation
that can be computed in exp(n1−Ω( 1d )) time. A similar lower bound was known before for
bounded coefficient circuits – Pudlák [69] proved an Ω(∆n1+ 1∆ ) lower bound for depth-∆
bounded coefficient circuits computing the DFT matrix. A lower bound of Ω(n1+
1
O(∆) ) was




A lot better lower bounds are known for constant depth multilinear circuits. Raz and
Yehudayoff [79] showed an exp(nΩ( 1∆ )) lower bound for depth-∆ multilinear circuits computing
the n× n determinant polynomial. More recently, [23] showed an exp(n 1∆ ) lower bound for
depth-∆ multilinear circuits computing the product of n many 2× 2 matrices. In fact, an
exponential separation is known between depth-∆ and depth-(∆ + 1) multilinear circuits
[22], which improved upon a previous quasi-polynomial separation [79].
A circuit computing an n-variate homogeneous polynomial of poly(n) degree can be
homogenized with only a polynomial blow-up in size [91], but this process is not depth
preserving. It is plausible that homogeneous depth-∆ circuits are weaker than general
depth-∆ circuits for constant ∆. Indeed, such a statement is known to be true for ∆ = 3
and ∆ = 4. It was shown in the classical work [66] that any homogeneous depth three circuit
computing the n-variate degree-d elementary symmetric polynomial ESymn,d has size nΩ(d),
although ESymn,d has a non-homogeneous (multilinear) depth three circuit18 of size O(n2).
A sequence of work [28,33,48,49,52,58] culminated in a nΩ(
√
d) lower bound for homogeneous
depth four circuits computing the width-n, degree-d iterated matrix multiplication polynomial
IMMn,d. On the other hand, the depth reduction result in [34,93], which built on [3, 54,98],
yields a non-homogeneous depth four circuit of size nO(d
1
3 ) for IMMn,d.
An almost cubic lower bound for general depth three circuits was shown in [53], which
improved upon the previous quadratic bound [87]. The bound in [87] is for the elementary
symmetric polynomial, whereas the bound in [53] is for a variant of the Nisan-Wigderson
design polynomial (which is in VNP). Subsequently, [12,103] showed near cubic lower bounds
for depth three circuits computing polynomials that have poly(n)-size depth five circuits. Over
16A linear circuit has only addition gates and so it computes a linear transformation (i.e., a set of linear
forms) in the input variables. If a set of linear forms is computable by a circuit of size s and depth-∆
then they are computable by a linear circuit of size O(s) and depth ∆. Thus, a super-linear lower bound
for linear circuits implies a super-linear lower bound for general circuits.
17For instance, λ4(n) = log∗ n.
18Construction of this circuit is attributed to Michael Ben-Or.
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fixed finite fields, an exponential lower bound is known for depth three circuits computing
the determinant [31, 32]. For depth three circuits with low bottom fan-in19 (but without any
homogeneity restriction), [51] proved an exponential lower bound20. As mentioned before,
the previous best lower bound for general depth four circuits is Ω̃(n1.5) [85], which is a slight
improvement over the roughly Ω(n1.33) bound obtained by specializing the lower bound for
constant depth circuits in [73, 86] to depth four circuits21. Our work here improves these
super-linear bounds to a super-quadratic lower bound for depth four circuits.
Now, coming to constant depth Boolean circuits, an exponential lower bound is known
for constant depth Boolean circuits over the DeMorgan basis (i.e., AC0 circuits). However, it
appears to us that the “right” Boolean analogue of constant depth arithmetic circuits is TC0
circuits (see [1, 37,82])22. The exponential lower bounds for AC0 circuits [4, 29,35] and the
quasi-polynomial lower bounds for ACC0 circuits23 [63,101] are two of the great achievements
in Boolean circuit complexity, but we are yet to see these kind of bounds for TC0 circuits.
The best known lower bound for threshold circuits is the slightly super-linear n1+
1
c∆ bound
for depth-∆ TC0 circuits computing the parity function, where c > 1 is a fixed constant [41].
For depth two TC0 circuits, [45] showed an Ω̃(n2.5) lower bound on the number of wires and
an Ω̃(n1.5) lower bound on the number of gates.
Hardness magnification
There are results in the arithmetic and Boolean circuit literature that show how to obtain
strong lower bounds from seemingly weak ones. We state a few of these results below with
the intent of demonstrating that sufficiently strong super-linear or super-quadratic lower
bounds can be quite interesting and challenging to prove even for constant depth circuits.
It follows from [91] that a cubic form24 has a depth three powering circuit25 with Θ(s)
gates if it has a circuit of size s. Thus, a super-linear lower bound on the number of gates
of a depth three powering circuit computing an explicit cubic form implies a super-linear
circuit lower bound. Stated differently, a super-linear lower bound on the (symmetric) tensor
rank of an explicit (symmetric) tensor of order 3 implies a super-linear circuit lower bound26.
In fact, Raz [74] showed that an nr·(1−o(1)) lower bound on the tensor rank of an explicit
order-r tensor T : [n]r → F implies a super-polynomial formula lower bound, assuming r is
a super-constant and r ≤ lognlog logn .
19The depth reduction in [34] yields a depth three circuit with low bottom fan-in. This is reminiscent of a
result in [95], which showed that a strong exponential lower bound for depth three Boolean circuits with
low bottom fan-in implies a super-linear lower bound for Boolean circuits having logarithmic depth and
bounded fan-in.
20This result was extended to depth four circuits with low bottom fan-in in the works [50,57].
21For the reader’s convenience, we show how the Ω(n1.33) bound can be derived from [73,86] in Appendix
D.
22This is because iterated addition and multiplication of integers are in TC0, and in the converse direction,
it is known that TC0 circuits can be simulated by constant depth arithmetic circuits using a single
threshold gate [1]. A related fact (attributed to Michael Ben-Or) is that there is an O(n2) size depth
three arithmetic circuit computing the n-variate degree-n2 elementary symmetric polynomial, which is
the arithmetic analogue of the majority function.
23 also for ACC0 circuits composed with a bottom layer of threshold gates
24 i.e., a homogeneous degree-3 polynomial
25A depth three powering circuit has a top +-gate, a middle layer of powering gates, and a bottom layer
of +-gates.
26The best known lower bound for an explicit order-3 tensor T : [n]3 → F is roughly 3n and for an
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Recently, Chen and Tell [20] showed that a super-linear lower bound for TC0 circuits
(computing certain NC1-complete functions) which is slightly better than the lower bound
in [41] would imply TC0 6= NC1. Their result builds on the work of [6]. By mimicking
the argument in [20] for arithmetic circuits one gets the following statement: If IMM2,n is
computable27 by a depth-∆0 circuit of size nk then it is computable by a depth-∆ circuit
of size O( ∆∆0 · n
1+exp(− ∆∆0k )). Recall that an Ω(∆n1+ 1∆ ) lower bound is already known for
depth-∆ arithmetic circuits [73,86]. If the same lower bound is shown for depth-∆ circuits
computing IMM2,n then that would imply a super-polynomial lower bound for constant depth
arithmetic circuits! Compare this with the best known upper bound for depth-∆ circuits
computing IMM2,n which is roughly exp(O(∆n
1
∆ )). Even for depth three circuits, we get
the following interesting observation: An Ω(n1.8+ε) lower bound on the number of gates of
a depth five circuit computing IMM2,n, for any constant ε > 0, implies a super-cubic lower
bound for depth three circuits28.
Hardness amplification results are also known for non-commutative circuits [18, 38].
A biquadratic polynomial f in the variables x = {x1, . . . , xn} and y = {y1, . . . , yn} is
a homogeneous degree-4 polynomial in which every monomial is of the form xixjykyl.
The bilinear complexity of a biquadratic polynomial f is the minimum r such that f =
g1h1 + . . . + grhr, where gi, hi are bilinear forms in x and y. It was shown in [38] that
Permanent requires non-commutative circuits of exponential size if there is an explicit
biquadratic polynomial having bilinear complexity Ω(n1+ε), for some constant ε > 0. In other
words, a super-cubic lower bound on the size of a homogeneous depth four (commutative)
circuit computing an explicit biquadratic form implies an exponential lower bound for
non-commutative circuits. In another appealing instance of hardness amplification, [18]
showed that an Ω(nω2 +ε) lower bound, where ω is the matrix multiplication exponent, for
non-commutative circuits computing an explicit constant degree polynomial implies an
exponential lower bound for non-commutative circuits; if the explicit polynomial has poly(n)
degree then the lower bound is an arbitrarily large polynomial function.
B Missing proofs from Section 3
B.1 Proofs from Section 3.1
B Claim 8. Let P = Q′1
e1 · · ·Q′t










Proof. We prove the claim by induction on k. If k = 0, then ∂0xMP = {P} = {P
(0)} and
hence the claim is true. Assume that the claim is true for k. Let X be a multilinear monomial
of degree k + 1 in x variables. Then X = xX ′ where X ′ is a multilinear monomial of degree
k in x variables and x one of the x variables. From the induction hypothesis we have that,
∂P
∂X ′
= g · P (k)
where g is a polynomial in F[xM ,yM ] with xM degree of g being at most k(2tτ − 1) while
its yM degree can be arbitrarily large.
27Here IMM2,n is a collection of four polynomials corresponding to the entries of a product of n many
2× 2 matrices whose entries are distinct formal variables.
28We attribute this observation to Ankit Garg.
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Observe that as D is a pruned depth four circuit, the support of all monomials of Q′j is
upper bounded by τ and as in any monomial the individual degree of any x variable is at
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ej−k−1 = P (k+1), the claim is true for k + 1. C
B Claim 9. Let `, k, t and τ be as defined earlier. Then, `+ 2ktτ < m2 .
Proof. We will show that the ratio
m
2 −2ktτ






































For large enough m, 4δdxτm ≤
1
2 . Using 1 + x ≤ e
x, which holds for all x ∈ R, and
1
1−x ≤ e






So showing that e
12δdxτ
m < mδ/t would suffice. Now,
e
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m < mδ/t ⇐⇒ e
12dxtτ
m < m.



























m < m. C
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B.2 Proof from Section 3.2.1
B Claim 11. Procedure 1 terminates in at most m iterations.
Proof. Let Hi be the set H after the i-th iteration of the procedure. Since each monomial in
Hi has support more than τ , for any such monomial there are at least τ2 distinct j ∈ [3m]\M1
such that at least one of xj and yj appears in it. Counting the number of times at least one
of xj and yj appears in a monomial in Hi and summing up these counts for all j ∈ [3m]\M1,
we get that∑
j∈[3m]\M1
e(j) ≥ τ · |Hi|2 ;
so from an averaging argument there exists a j such that
e(j) ≥ τ · |Hi|6m .
Hence, the size of Hi+1 is upper bounded as





So after i iterations of the procedure we get,



























For i = m, |Hi| < 1 (for sufficiently large m), i.e., the procedure terminates in at most m
iterations. C
B.3 Proof from Section 3.2.2
B Claim 13. Let M1 = [3m]\M1. Procedure 2 sets at most m many variables in xM1 ∪ yM1
to field constants and removes all the heavy gates from C1.
Proof. In each iteration, we evaluate a light sparse polynomial in C1 to zero. This can be
done as F is an algebraically closed field. Since the support of every monomial in C1 is at
most τ , we end up setting at most τ ·m(lnm)2 ≤
20·m
lnm many variables to field constants in each
iteration. As we can afford to set m variables, Step 2 of the procedure executes successfully.
For some i ∈ N, the while loop terminates in the i-th iteration in either of the following two
cases:
1. All the heavy gates get eliminated after the (i− 1)-th iteration, i.e., si = 0.
2. τ(b1 + · · ·+ bi) > m. (We show in the following subclaim that all the heavy gates are
eliminated before this happens. Hence, the procedure stops only in the above case.)
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B Subclaim 18. Let i ∈ N be such that τ(b1 + · · · + bi−1) ≤ m but τ(b1 + · · · + bi) > m.
Then, all the heavy gates in C1 get eliminated in the first (i− 1) iterations of Procedure 2.
If we assume Subclaim 18 then Claim 13 is proved. C
Proof of Subclaim 18: For 1 ≤ j < i, let (Qj,1, . . . , Qj,rj ) be the available light sparse poly-
nomials in C1 after the (j − 1)-th iteration. Recall that sj is the number of heavy gates in C1
after the (j − 1)-th iteration. Suppose, sj ≥ 1 (otherwise, we have nothing to prove). For
every l ∈ [rj ], bj,l and cj,l refer to the fan-in of Qj,l and the number of distinct heavy gates
connected to Qj,l in C1 respectively. We may assume that bj,l 6= 0 for every l ∈ [rj ]. It is
given that
bj,1 + . . .+ bj,rj ≤
m2dx
160 · λ0 · (lnm)5
. (2)




2 · λ0 · (lnm)3
≤ cj,1 + · · ·+ cj,rj .
As bj,1, . . . , bj,rj are all non-zero, we get
sj ·
mdx
2 · λ0 · (lnm)3
≤ cj,1
bj,1












. Let cj := cj,u and bj := bj,u. Then,
the above equation implies
sj ·
mdx
2 · λ0 · (lnm)3
≤ cj
bj
· (bj,1 + · · ·+ bj,rj ).
From Equation (2), we get that for every 1 ≤ j < i,
sj ·
mdx





160 · λ0 · (lnm)5
,
which implies
80 · sj · bj · (lnm)2
m
≤ cj . (3)
Thus, by setting the light sparse polynomial Qj,u to zero in the j-th iteration, we get rid of
at least 80·sj ·bj ·(lnm)
2
m many heavy gates from C1. Recall that sj+1 is the number of available
heavy gates after the j-th iteration. Then, for every 1 ≤ j < i,
sj+1 ≤ sj − cj ≤ sj ·
(





Hence, for every 1 ≤ j < i,









Also, for every l ≤ j, we have cl ≤ sl. Thus, Equation (3) implies
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As 1− a ≤ e− a2 for 0 ≤ a ≤ 1, Equations (5) and (6) imply













It is given that τ(b1 + · · ·+ bi) > m, which implies τ(b1 + · · ·+ bi−1) > m− τ · bi. As bi
is the fan-in of a light sparse polynomial, bi ≤ m(lnm)2 and so
τ(b1 + · · ·+ bi−1) > m−
mτ
(lnm)2 . (8)
On substituting j = i− 1, τ = b20 lnmc and the value of τ(b1 + · · ·+ bi−1) from Equation
(8) in Equation (7), we get










= s1 · e−(2 lnm−40).
For large enough m, si ≤ s1m1.9 . Since s1 ≤ m, we get si = 0 (as it is a natural number). In
other words, we get rid of all the heavy gates within (i− 1) iterations. C
C Missing proofs from Section 5
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if we choose λ0 to be a large enough constant. C
D A brief review of the lower bounds from [86] and [73]
In this section, we present a short overview of the lower bounds for restricted depth arithmetic
circuits with multiple output gates from [86] and [73] and focus mainly on depth four circuits.
We would use (s,∆)-arithmetic circuit to denote an arithmetic circuit of size-s and depth-∆
and y for the set of variables {y1, . . . , yn}.
Lower bound from [86]. Let n ∈ N and ∆ = O(logn). Shoup and Smolensky showed that
there exist n linear forms g1, . . . , gn ∈ C[y], such that the size of any depth-∆ normal-linear
circuit29 that computes g1, . . . , gn is Ω(∆n1+
1
∆ ). The following proposition implies that the
same lower bound holds for a depth-∆ arithmetic circuit, that also computes g1, . . . , gn.
I Proposition 19. Let n ∈ N, F be an arbitrary field and h1, . . . , hn ∈ F[y] be linear forms
computed by an (s,∆)-arithmetic circuit. Then, there exists an (s,∆)-normal-linear circuit
that computes h1, . . . , hn.
This proposition is easy to prove; a proof of the same in given in Section 2 of [73]. We
refer the reader to Section 3 of [86] for more details. In case of depth four arithmetic circuits
over C, if we substitute ∆ = 4 in the above mentioned result then we get a lower bound of
29An arithmetic circuit D over F is called a normal-linear circuit if all the gates in D are labelled by either
variables or by +. Every gate in D computes a linear form in the underlying set of variables over F.
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Ω(n1.25), but we observe that this lower bound can be optimised roughly to Ω(n1.33) using
the following claim. Claim 20 implies that the size of any depth four arithmetic circuit and
any depth three normal-linear circuit computing the linear forms g1, . . . , gn given in [86] are
same, which is roughly Ω(n1.33).
B Claim 20. Let n ∈ N and h1, . . . , hn ∈ F[y] be linear forms, computed by an (s, 4)-
arithmetic circuit C over F. Then, there exists an (s, 3)-normal-linear circuit over F that
computes h1, . . . , hn.
Proof. From Proposition 19, we obtain an (s, 4)-normal-linear circuit D over F that computes
h1, . . . , hn. We now argue that linearisation ensures that the fan-in of every gate in the
bottom layer of D is exactly 1. It turns out that only those product gates survive the
linearisation in the bottom layer of C which are connected to exactly one variable. Let v be
a gate in the bottom layer of C with children u1, . . . , ur. Then, there exists some i ∈ [r] such
that ui is a variable and all other gates are labelled by field constants, in which case, we
remove uj , j ∈ [r] \ {i} and multiply the label of the edge (v, ui) with
∏
j∈[r]\{i} uj . As every
gate in the bottom layer of D has fan-in 1, we can directly connect the input of every gate
in this layer to its outputs, thereby yielding an (s, 3)-normal-linear circuit that computes
h1, . . . , hn. C
Lower bound from [73]. Let n be a prime number and ∆ = O(logn). Raz showed that
there exist n explicit homogeneous polynomials of degree Θ(∆) in Θ(n) variables over F, such
that any depth-∆ arithmetic circuit that computes these polynomials has size Ω(n1+ 12·∆ ).
While the lower bound for depth-∆ arithmetic circuit given in [86] holds for n non-explicit
linear forms over C, the same lower bound also holds for n explicit homogeneous polynomials
of Θ(n) degree in Θ(n) variables over C. We first recall some definitions from [73] and then
show that the lower bound for depth-∆ arithmetic circuits in [73] can be optimized slightly.
Let n′,m, t, s ∈ N. A polynomial mapping f : Fn′ → Fm of degree t is an m tuple
(f1, . . . , fm) of n′ variate degree t polynomials over F. The polynomial mapping f eludes
a polynomial mapping Γ : Fs → Fm if Image(f) 6⊂ Image(Γ). Moreover, f is said to be
(s, t)-elusive over F if it eludes every polynomial mapping Γ : Fs → Fm of degree at most t.
Let n be a prime, ∆ = O(logn), m := n2,∆′ := a · ∆, where a ∈ N is a constant,
n′ := ∆′ · n and x := {xk,l : k ∈ [∆′], l ∈ [n]}. Let f : Fn
′ → Fm be defined as follows:









yj · f(i,j)(x). (10)
[73] showed that for a = 5, any depth-∆ arithmetic circuit computing f̃1, . . . , f̃n requires size
Ω(n1+ 12·∆ ). The detailed proof is given in Section 4 of [73]. Here, we show how this lower
bound can be optimized to Ω(n1+ 1∆−εa,∆), where εa,∆ := 2·∆−1a·∆2 . Note that as we increase
the value of a, this lower bound gets closer to the one for depth-∆ arithmetic circuits given
in [86]. The main ingredient of this improvement is the following optimization of Lemma 4.1
in [73].
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I Lemma 21. Let n be a prime, m = n2, ∆ = O(logn), ∆′ = a·∆, where a ∈ N is a constant
and n′ = ∆′ · n. Let G be a field extension of F of size more than m and f : Gn′ → Gm be
the polynomial mapping defined in Equation (9)30. Then, f is (s,∆)-elusive over G, where
s = bn1+ 1∆−εa,∆c and εa,∆ = 2·∆−1a·∆2 .
Proof. Let U := [n]× [n], r := 12bn
1− 2∆′ c. For A ⊆ U , fA(x) :=
∏
(i,j)∈A fi,j(x). A is said















means that A is a subset of U of size r chosen uniformly at random. On
plugging the value of r in the above equation, we get
Pr
A∈R(Ur)
[A is retrievable] > 12 . (11)
Let L be the set of degree r multilinear homogeneous polynomials of the type g : Gm → G,
such that every monomial of g corresponds to a retrievable set. Clearly, L is a G-vector space.









)r = 12 (2n1+ 2∆′ )r. Fix a polynomial
map Γ : Gs → Gm of degree ∆. Then, for every g ∈ L, g◦Γ : Gs → G is a polynomial of degree
r ·∆. Let K be the set of all polynomials from Gs to G of degree at most r ·∆. Then, K is a













)r·∆ = (12n 1∆ + 2∆′−εa,∆)r·∆ .
On substituting the values of ∆′ and εa,∆ in dimG L and dimGK, we get dimGK < dimG L.
Now, for a fixed polynomial map Γ : Gs → Gm of degree ∆, define ϕΓ : L → K ; g 7→ g ◦ Γ.
Clearly, ϕΓ is a G-linear map and as dimGK < dimG L, ϕΓ is not an injective map. This
means that there exists a non-zero gΓ ∈ L, such that ϕΓ(gΓ) = gΓ ◦ Γ = 0. As |G| > m,
Claim 4.4 in [73] implies that gΓ ◦ f : Gn
′ → G is not the zero polynomial. Thus, for every
polynomial mapping Γ : Gs → Gm of degree ∆, Image(f) 6⊂ Image(Γ). Hence, f is an
(s,∆)-elusive polynomial map over G. J
The following is a corollary of Lemma 21 and Proposition 3.11 in [73].
I Corollary 22. Let n be a prime, ∆ = O(logn) and ∆′ = a ·∆ for some constant a ∈ N. Let
f̃1, . . . , f̃n be n(∆′ + 1) variate degree ∆′ + 1 polynomials as defined in Equation (10). Then,







where εa,∆ = 2·∆−1a·∆2 .
Proof idea. In Proposition 3.11 in [73], f̃1, . . . , f̃n and C are viewed as linear polynomials
in y variables over the function field F(x) and an arithmetic circuit over F(x) respectively.
Then, using Proposition 19, C is converted to an (s,∆)-normal-linear circuit over F(x), that







on a depth-∆ arithmetic circuit computing f̃1, . . . , f̃n. J
We now focus on depth four circuits. Let s := n 43−εa,3 , where εa,3 := 59a . In the proof of
Corollary 22, we use Claim 20 to obtain an (s, 3)-normal-linear circuit over F(x) from an
(s, 4)-arithmetic circuit over F(x), such that both circuits compute f̃1, . . . , f̃n. As Lemma 21
implies that the polynomial mapping f is (s, 3)-elusive, we get a lower bound of Ω(n 43−εa,3)
for depth four circuits.
30 f is naturally a polynomial mapping over G because from every i, j ∈ [n], fi,j(x) ∈ F[x] ⊆ G[x].
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